



(11) EP 0 690 493 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:03.01.1996 Bulletin 1996/01

(51) Int CL6: H01L 21/76

(21) Application number: 95480072.8

(22) Date of filing: 09.06.1995

(84) Designated Contracting States: **DE FR GB**

(30) Priority: 29.06.1994 US 268378

(71) Applicant: International Business Machines Corporation Armonk, N.Y. 10504 (US)

(72) Inventors:

Fahey, Paul Martin
 Saratoga, California 95070 (US)


- Morikado, Mutsuo
 Fishkill, New York 12524 (US)
- Hammerl, Erwin Stormville, New York 12582 (US)
- Ho, Herbert Lei Washingtonville, New York 10992 (US)
- (74) Representative: Klein, Daniel Jacques Henri F-06610 La Gaude (FR)

(54) Shallow trench isolation with thin nitride liner

(57) A method of forming shallow trench isolation with a nitride liner layer for devices in integrated circuits solves a problem of recessing the nitride liner that led to unacceptable voids in the trench filler material by using a liner thickness of less than 5nm. A densification step of a pyrogenic oxide anneal at 800°C not only drives out impurities and achieves the same density as a conventional argon anneal at 1000°C, but also drastically reduces the thermal load. Trenches (50) are formed as standard in a silicon substrate (10) using a conventional SiO₂ /Si₃N₄ passivation layer (20/30). Then a thin layer (52) of thermal oxide is provided on the trench sidewalls. Fig. 2 illustrates the results of a

step according to a thin layer (32) of LPCVD nitride is deposited at a pressure of 200 mTorr with a flow of NH₃: SiH₂C1₂ 10:1 for 2 minutes at 770°C. This layer has been discovered to be immune to the recessing problem.

An oxide liner (60) made of TEOS SiO₂ is then deposited. The structure is annealed and the TEOS SiO₂ is classified. Finally the structure is planarized and the passivation layer removed. As apparent from the drawings, there is no longer any recess in the LPCVD nitride layer.






FIG. 2




FIG. 3




FIG. 4

25

40

2

Description

Technical Field

The field of the invention is that of trench isolation integrated circuit processing, including a dielectric layer on the interior of the trench.

Background Art

In trench isolated integrate circuits, a known problem has been that of stress caused by the dielectric fill in the trench on the silicon substrate. US-A- 4 631 803 illustrates a set of different liners that are used to relief the stress. One example is an oxide-nitride (ON) layer, another example is a triple layer of oxide-nitride-oxide (ONO). This and other references illustrate a rather thick layer of oxide in the range of 20-45 nm and a relatively thick layer of nitride in the range of 30-60 nm. Another article "Oxidation-Induced Defect Generation in Advanced DRAM Structures" by S. R. Stiffler, et al. in IEEE Transactions on Electron Devices, Vol. 37, No. 5, May 1990 illustrates a relatively thin layer of nitride of thickness 7 nm.

A problem with this and other nitride liners in the art is that when a conventional stripping process of hot phosphoric acid is used to strip the protective pad nitride that coats the wafer, the phosphoric acid recesses the nitride liner, exposing a gap. Subsequent etches in hydrofluoric acid cause that recess to expand into an unacceptably large void.

Summary of the Invention

The invention relates to a process for forming an isolating trench in which the trench is etched in a reactive ion etching process, and lined with a thin liner of nitride having a thickness < 5 nm.

A feature of the invention is the use of a pyrogenic oxide anneal (wet oxidation) at a temperature of about 800°C. This anneal densifies the oxide liner as is conventional, but at a much lower temperature than conventional argon annealing.

Brief Description of Drawings

Fig. 1 illustrates in cross-section a portion of a trench according to the invention.

Figs. 2 to 4 illustrate the trench in subsequent stages of fabrication.

Fig. 5 illustrates in cross-section a prior art trench at the final stage of fabrication.

Best Mode of Carrying Out the Invention

Referring now to Fig. 1, there is shown a portion of an substrate (or epitaxial layer) 10 having a conventional pad oxide liner 20 of thickness about 8nm and a conventional pad nitride layer 30 of thickness about 150nm. A conventional reactive ion etching process (CF $_4$ - CHF $_3$ - Ar) has cut through the oxide and nitride and cut isolation trenches 50 to an illustrative depth of about 0.1 - 1 μ m. A thermal oxidation step has produced a thin layer 52, shown as a thick line in the drawing, of thermal oxide (SiO $_2$) having a nominal thickness of about 20nm to stabilize the surface. Those skilled in the art are well aware that the top and bottom corners of the trench are susceptible to crystal defects caused by stress produced by the oxidation process. The art has tried a number of methods to relieve the stress, including forming layers of nitride (Si $_3$ N $_4$) and/or oxide.

A problem that has been encountered in the prior art is that when pad nitride 30 is stripped in a conventional stripping process using hot phosphoric acid, the phosphoric acid penetrates down along the nitride trench liner and produces a recess. Such a problem is illustrated with respect to Fig. 5 showing a recess 32' that is unacceptable because it exposes the oxide filler 60 in the trench and the oxide liner 52 to attack in subsequent etching steps. Whenever a conventional dip in hydrofluoric acid is used, the recess 32' will be expanded, producing ultimately an unacceptably large void in the trench fill.

Fig. 2 illustrates the results of a step according to the invention of depositing a layer of 4nm of LPCVD nitride at a pressure of 200 mTorr with a flow of NH₃: SiH₂Cl₂ 10:1 for 2 minutes at 770°C. Those skilled in the art will readily be able to vary these parameters to suit their circumstances, such as by changing the temperature (less than 800°C), flow rate, etc. A preferred embodiment employs a lower deposition temperature, such as 720°C, in order to provide better control of nitride liner thickness. As will be discussed below, such a layer has been discovered to be immune to the recessing problem discussed above.

Referring now to Fig. 3, there is shown an oxide liner 60 after deposition of 550nm of TEOS (tetra-ethyl-orthosilicate) oxide and a step of annealing and densifying the oxide. The densification step is conducted as a pyrogenic oxidation anneal (wet oxidation, meaning an anneal during oxidation conditions) at a temperature of 800°C. At this temperature, the result of the wet oxidation anneal is comparable in densification of the oxide liner 60 to the results of a conventional annealing step in argon ambient at 1000°C. The etch resistance in hydrofluoric acid is also the same as oxide annealed in argon. The use of the lower temperature has the important benefit that the heat load on the substrate is reduced, and thus the diffusion spread of dopants that have previously been implanted or diffused is much reduced. Oxidizing anneals have not been practiced in the art because of the stress caused by oxidizing a filled trench. If the nitride liner is not perfect, oxygen will diffuse down through the trench material and any holes in a liner into the substrate, causing oxidation behind the nitride liner with a consequent increase in stress. An ad10

30

35

40

45

vantageous feature of the invention is that this and other oxidation steps can be repeated with no detectable crystal defect generation in the vicinity of the trench. It has been observed that a nitride liner of thickness 3nm formed under the above conditions did permit oxidation of the substrate behind the liner.

An additional benefit of the invention is that the oxidizing ambient can be effective in driving out unwanted impurities from the dielectric. For example, a convenient trench fill process is an ozone assisted TEOS process as disclosed in K. Fujino, et al J. Electrochemical Soc. Vol 137, p. 2883, 1990, in the course of which sizable amounts of fluorine are mixed in with the oxide. The wet oxidation step readily removes the fluorine, which is not the case with an argon anneal.

Referring now to Fig. 4, the same trench 50 is shown after the stripping process for the pad nitride and pad oxide. The nitride liner 32 is shown as flush with the substrate surface. It has been observed that, although the 7 nm liner had an etch rate of 10 nm per minute in a conventional hot phosphoric acid bath at 165°C, the 4 nm illustrative layer withstood a nominal 25 minute overetch with no detectable recessing.

As a result of this improvement, the process window for forming shallow trenches and the amount of stress has been considerably increased. Those skilled in the art will readily appreciate that a number of parameters may be varied while still keeping within the concept of the invention and the following claims are not meant to be limited to the embodiment disclosed.


Claims

- A method of forming isolation members embedded in a silicon layer of an integrated circuit comprising the steps of:
 - depositing a protective layer containing at least one layer of nitride on a top surface of a silicon layer:
 - etching through said protective layer to form a set of isolation mask apertures;
 - etching through said set of isolation mask apertures in a reactive ion etch process to form a set of isolation trenches;
 - depositing a conformal layer of nitride having a thickness less than 5nm:
 - depositing a CVD layer of oxide having a thickness sufficient to fill said set of isolation trenches:
 - removing that portion of said CVD layer of oxide outside said set of isolation trenches to expose said at least one layer of nitride; and
 - stripping said at least one layer of nitride in phosphoric acid.
- A method according to claim 1, in which said step of filling said trench is followed by a step of anneal-

ing said CVD layer of oxide in a pyrogenic oxidation anneal.

- 3. A method according to claim 2, in which said step of filling said trench comprises ozone-assisted deposition of TEOS and in which said step of annealing said CVD layer of oxide in a pyrogenic oxidation anneal drives out fluorine from said CVD layer of oxide.
- A method according to claim 1, in which said step of filling said trench is conducted at a temperature of less than 800°C.
- 5. A method according to claim 4, in which said step of filling said trench is followed by a step of annealing said CVD layer of oxide in a pyrogenic oxidation anneal.
- 20 6. A method according to claim 5, in which said step of filling said trench comprises ozone-assisted deposition of TEOS and in which said step of annealing said CVD layer of oxide in a pyrogenic oxidation anneal drives out fluorine from said CVD layer of oxide.
 - A method according to claim 1, in which said step
 of depositing a conformal layer of nitride is preceded by a step of growing a thin layer of thermal
 oxide.
 - A method according to claim 7, in which said step of filling said trench is followed by a step of annealing said CVD layer of oxide in a pyrogenic oxidation anneal.
 - 9. A method according to claim 8, in which said step of filling said trench comprises ozone-assisted deposition of TEOS and in which said step of annealing said CVD layer of oxide in a pyrogenic oxidation anneal drives out fluorine from said CVD layer of oxide.

55



This Page Blank (uspto)

(11) EP 0 690 493 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 04.09.1996 Bulletin 1996/36

(51) Int CI.6: H01L 21/762, H01L 21/763

- (43) Date of publication A2: 03.01.1996 Bulletin 1996/01
- (21) Application number: 95480072.8
- (22) Date of filing: 09.06.1995
- (84) Designated Contracting States: **DE FR GB**
- (30) Priority: 29.06.1994 US 268378
- (71) Applicant: International Business Machines Corporation Armonk, N.Y. 10504 (US)
- (72) Inventors:
 - Fahey, Paul Martin
 Saratoga, California 95070 (US)


- Morikado, Mutsuo
 Fishkill, New York 12524 (US)
- Hammerl, Erwin Stormville, New York 12582 (US)
- Ho, Herbert Lei Washingtonville, New York 10992 (US)
- (74) Representative: Klein, Daniel Jacques Henri Compagnie IBM France Département de Propriété Intellectuelle 06610 La Gaude (FR)

(54) Shallow trench isolation with thin nitride liner

(57) A method of forming shallow trench isolation with a nitride liner layer for devices in integrated circuits solves a problem of recessing the nitride liner that led to unacceptable voids in the trench filler material by using a liner thickness of less than 5nm. A densification step of a pyrogenic oxide anneal at 800°C not only drives out impurities and achieves the same density as a conventional argon anneal at 1000°C, but also drastically reduces the thermal load. Trenches (50) are formed as standard in a silicon substrate (10) using a conventional SiO₂ /Si₃N₄ passivation layer (20/30). Then a thin layer (52) of thermal oxide is provided on

the trench sidewalls. Fig. 2 illustrates the results of a step according to a thin layer (32) of LPCVD nitride is deposited at a pressure of 200 mTorr with a flow of NH₃: SiH₂C1₂ 10:1 for 2 minutes at 770°C. This layer has been discovered to be immune to the recessing problem

An oxide liner (60) made of TEOS SiO_2 is then deposited. The structure is annealed and the TEOS SiO_2 is classified. Finally the structure is planarized and the passivation layer removed. As apparent from the drawings, there is no longer any recess in the LPCVD nitride layer.



EP 0 690 493 A3




FIG. 2




FIG. 3




FIG. 4



EUROPEAN SEARCH REPORT

Application Number EP 95 48 0072

		DERED TO BE RELEVAN		CLASSIFICATION OF THE
ategory	Citation of document with in of relevant pas	dication, where appropriate, sages	Relevant to claim	APPLICATION (Int.Cl.6)
A	EP-A-0 532 361 (NIPPON ELECTRIC CO) 17 March 1993 * column 5, line 23 - line 34 * * column 6, line 14 - line 41 * * column 3, line 1 - line 6 * * column 3, line 37 - line 40 *		1,2,4,5, 7,8	H01L21/762 H01L21/763
A	vol. 137, no. 9, 1 : pages 2883-2887, XPF FUJINO K ET AL: "S DEPOSITION BY ATMOS	000150995 ILICON DIOXIDE PHERIC PRESSURE AND USING TEOS AND OZONE"	1-9	
A	22 - 25, 1989, no. SYMP. 9, 22 Ma ELECTRICAL AND ELEC page 59/60 XP000091 SUGIYAMA M ET AL: CELL TECHNOLOGY UTI TRENCH ISOLATION" see figure 1, page	370 "BIPOLAR VLSI MEMORY	1,4,7	TECHNICAL FIELDS SEARCHED (Int.Cl.6) HOIL
P,X	EP-A-0 646 956 (MOT * column 5, line 16	OROLA INC) 5 April 1995 - column 6, line 22 *	1	
	The present search report has b			
		Date of completion of the search		Examples
Y:pa do A:tec	MUNICH CATEGORY OF CITED DOCUME rticularly relevant if taken alone rticularly relevant if combined with an cument of the same category chnological background n-written disclosure	E: earlier patent di after the filing other D: document cited L: document cited	ple underlying the eximent, but pub- late in the application for other reasons	lished on, or

3

This Page Blank (uspto)